hdl

0

OpenRisc Verilog simulation of serial port communication

http://balau82.wordpress.com

An explanation of how to test an OpenRisc architecture with a hardware/software co-simulation; all the used tools are open source.

Read more »
balau's picture
Created by balau 12 years 23 weeks ago – Made popular 12 years 23 weeks ago
Category: Industry   Tags:

Best karma users