verilog

warning: Creating default object from empty value in /home/www/drupal/drupal-6.19/modules/taxonomy/taxonomy.pages.inc on line 34.
19

OpenRisc Verilog simulation of serial port communication

http://balau82.wordpress.com

An explanation of how to test an OpenRisc architecture with a hardware/software co-simulation; all the used tools are open source.

Read more »
balau's picture
Created by balau 4 years 31 weeks ago – Made popular 4 years 31 weeks ago
Category: Industry   Tags: