OpenRisc Verilog simulation of serial port communication

0

http://balau82.wordpress.com –

An explanation of how to test an OpenRisc architecture with a hardware/software co-simulation; all the used tools are open source.

Full story »
balau's picture
Created by balau 14 years 17 weeks ago – Made popular 14 years 17 weeks ago
Category: Industry   Tags:

Similar stories

Debugging OpenRisc software inside RTL simulation 13 years 36 weeks ago
Reading from Serial Ports in Python 15 years 15 weeks ago
OpenRisc simulator runs Linux 14 years 18 weeks ago
Running Linux on new OpenRisc simulator or1ksim 0.4.0 13 years 40 weeks ago

Best karma users

  1. andolasoft's picture
    andolasoft
  2. fred's picture
    fred
  3. nilarimogard's picture
    nilarimogard